

41/066-114



Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 0 981 165 A1

(12) EUROPEAN PATENT APPLICATION


(43) Date of publication: 23.02.2000 Bulletin 2000/08
(51) Int. Cl.: H01L 27/12, H01L 21/84, H01L 27/00, H01L 51/20, H01L 51/30, H01L 21/74
(21) Application number: 99306305.6
(22) Date of filing: 10.08.1999

(84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States: AL LT LV MK RO SI	(72) Inventor: Dodabalapur, Ananth Millington, New Jersey 07946 (US)
(30) Priority: 20.08.1998 US 137920	(74) Representative: Johnston, Kenneth Graham et al Lucent Technologies (UK) Ltd, 5 Mornington Road Woodford Green Essex, IG8 OTU (GB)
(71) Applicant: LUCENT TECHNOLOGIES INC. Murray Hill, New Jersey 07974-0636 (US)	

(54) Thin film transistors

(57) The specification describes thin film transistor integrated circuits wherein the TFT devices are field effect transistors with inverted structures. The interconnect levels are produced prior to the formation of the transistors. This structure leads to added flexibility in processing. The inverted structure is a result of removing the constraints in traditional semiconductor field effect device manufacture that are imposed by the necessity of starting the device fabrication with the single crystal semiconductor active material. In the inverted structure the active material, preferably an organic semiconductor, is formed last in the fabrication sequence.

FIG. 18



EP 0 981 165 A1

L

DescriptionField of the Invention

- 5 **[0001]** The invention relates to thin film transistors (TFTs), and more particularly to TFT integrated circuits with new designs to facilitate interconnection.

Background of the Invention

- 10 **[0002]** Semiconductor integrated circuits (ICs) are ubiquitous in commercial electronics. ICs for electronic logic and memory devices are nearly always silicon based devices and ICs for photonic applications are typically III-V and II-VI based devices. Transistors, both MOS and bipolar, are made by creating impurity regions in the semiconductor substrate, and forming polysilicon or metal electrodes on the surface of the semiconductor to contact or interact with the underlying semiconductor regions. Both planar and mesa substrate configurations are used. In the manufacture of these devices, the critical nature of the semiconductor substrate, and the formation of substrate layers and electrical contacts to the substrate, dictate that the fabrication sequence begins with processing the semiconductor substrate. Subsequently in the process, after the arrays of sources, drains and gates, or emitters, bases and collectors, are formed, contacts are made to these elements to form arrays of transistors. The final phase of the fabrication is to interconnect the arrays of transistors. Thus the typical semiconductor IC is built using many layers, beginning with an active semiconductor substrate. For example, in the manufacture of a typical silicon MOS transistor, the layers may comprise a field oxide, a gate dielectric, a gate metal layer, a first interlevel dielectric layer, a first level metal interconnection layer, a second interlevel dielectric layer, a second level metal layer, and an insulating capping layer. In the essential sequence of semiconductor IC manufacture to date, the metal interconnection layers are formed last. This sequence is advantageous as long as the critical fabrication steps are performed early in the process. This factor reduces device cost by having the highest incidence of processing failures occur early in the manufacturing sequence. However, a significant drawback to this sequence is that the elements formed by these early critical steps are vulnerable to processing conditions used in later steps to complete the device. This is especially true for the semiconductor substrate, the impurity regions in the substrate, and the interfaces between the semiconductor device elements and insulating and contact layers. These portions of the device are particularly sensitive to heat. Thus e.g. the techniques used to deposit metal interconnect layers and interlevel dielectrics have been developed with careful restrictions on thermal processing. Accordingly, the typical IC manufacturing process that has evolved over time is seriously constrained due to this well known thermal susceptibility.

- 25 **[0003]** As IC device density increases, interconnection issues become more prominent. While individual transistor design has dominated IC technology to date, device density is becoming so large that critical steps in future IC manufacturing are likely to involve metallization and interconnect operations. In that event the least costly processes will be those that can form the interconnections first. Moreover, even in relatively low cost IC technologies, where high transistor performance is not required, interconnection technology and robust interconnection strategies may become dominant design issues.

- 30 **[0004]** In recent years, IC technologies have been proposed that use organic semiconductor transistors. The chief attractions of such circuits stem from the anticipated ease of processing and compatibility with flexible substrates. These advantages are expected to translate into a low-cost IC technology suitable for applications such as smart cards, electronic tags, and displays.

- 35 **[0005]** TFT devices are described in F. Gamier et al., Science, Vol. 265, pp. 1684-1686; H. Koezuka et al., Applied Physics Letters, Vol. 62 (15), pp. 1794-1796; H. Fuchigami et al., Applied Physics Letters, Vol. 63 (10), pp. 1372-1374; G. Horowitz et al., J. Applied Physics, Vol. 70(1), pp. 469-475; and G. Horowitz et al., Synthetic Metals, Vol. 42-43, pp. 1127-1130. The devices described in these references are based on polymers or oligomers as the active materials, in contrast with the amorphous silicon TFT structures that were developed earlier. The devices are typically field effect transistors (FETs). Polymer active devices have significant advantages over semiconductor TFTs in terms of simplicity of processing and resultant low cost. They are also compatible with polymer substrates used widely for interconnect substrates. Polymer TFTs are potentially flexible, and polymer TFT ICs can be mounted directly on flexible printed circuit boards. They also have compatible coefficients of thermal expansion so that solder bonds, conductive epoxy bonds, and other interconnections experience less strain than with semiconductor IC/polymer interconnect substrate combinations. While MIS FET devices are most likely to find widespread commercial applications, TFT devices that utilize both p-type and n-type organic active materials are also known. See e.g., U.S. Patent No. 5,315,129. S. Miyauchi et al., Synthetic Metals, 41-43 (1991), pp. 1155-1158, disclose a junction FET that comprises a layer of p-type polythiophene on n-type silicon.

- 50 **[0006]** Recent advances in polymer based TFT devices are described in U.S. Patent No. 5,596,208, issued May 10,

EP 0 981 165 A1

1996, U.S. Patent No. 5,625,199, issued April 29, 1997, and U.S. Patent No. 5,574,291, issued Nov. 12, 1996, all of which are incorporated herein by reference, especially for descriptions of useful materials. With the development of both n-type and p-type active polymer materials, as described in these patents, complementary ICs can be readily implemented, as detailed particularly in Patent No. 5,625,199.

5 [0007] For the purpose of definition the term organic semiconductor is intended to define that category of materials which contain a substantial amount of carbon in combination with other elements, or that comprises an allotrope of elemental carbon, and exhibits charge carrier mobility of at least 10^{-3} $\text{cm}^2/\text{V.s}$ at room temperature (20 °C). Organic semiconductors of interest for TFTs typically have conductivity less than about 1 S/cm at 20 °C.

10 [0008] Although the new TFT devices represent a significant departure from the semiconductor IC technology of the past, the configurations of these devices, and the overall fabrication approach, follow closely those used for silicon IC fabrication. For example, even though the substrate in these TFT devices is as critical an element as in traditional IC structures, either from the standpoint of performance or manufacturing yield, these IC devices are consistently produced by forming the active devices in a transistor array, and then forming the interconnections.

15 Summary of the Invention

[0009] We have developed a radically new approach to integrated circuit fabrication in which the interconnections are formed prior to forming the active transistors. The IC devices resulting from this sequence have inverted structures, with the interconnections buried next to the substrate and the active elements on top.
20 This approach follows an analysis of transistor fabrication sequence, and the realization that the use of organic semiconductor active materials removes critical constraints present in traditional semiconductor IC manufacturing. In particular, the thermal constraints mentioned earlier are removed, allowing a wide choice of processing conditions for fabricating the interconnection levels. Moreover, if interconnection strategies, performance and yield become dominant with new low cost TFT technologies, this invention allows the interconnection phase of TFT IC
25 manufacture to occur early in the sequence, thus affording the potential for higher yields and lower cost.

Brief Description of the Drawing

[0010]

30 Figs. 1 - 17 are schematic representations of process steps useful for producing one embodiment of an inverted IC according to the invention; and

Fig. 18 is a schematic view of a second embodiment of an inverted IC.

35 Detailed Description

[0011] With reference to Fig. 1, a portion of an IC substrate is shown at 11. A single inverted TFT will be illustrated for simplicity, but it will be understood that the single device is representative of a large integrated array of devices. Also, the features shown in the figures herein are not to scale.

[0012] The substrate is preferably an insulating material such as glass or a polymer. It may be rigid or flexible, and it may comprise a standard printed circuit substrate of epoxy or ceramic. Alternatively it may be silicon on which an insulating layer of SiO_2 is grown or deposited. The first level metal is shown at 12. In this inverted structure this level is referred to as the first level because it is formed first but, as will be appreciated by those skilled in the art, it corresponds to the second level metallization in traditional structures. The metal may be any of a variety of conductive materials. The common choice in standard IC technology is aluminum. However, due to the nature of the structures described here the choice of conductive material can be made from a larger universe than is usually considered, including the standard materials, i.e. aluminum, TiPdAu, TiPtAu, TaN, TiN, etc., as well as non-traditional choices most notably, copper and conductive polymers such as polyaniline and metal containing polymer inks. The use of polymer conductors may be favored in application where a degree of flexibility is desired. The choice of deposition techniques is also wider since the structure at this stage in the processing, as contrasted with traditional IC processing at this stage, have no thermally sensitive components. Thus this deposition step, as well as subsequent deposition and etching steps use for forming the two level or multi-level metallization interconnections, may involve significant substrate heating if that is otherwise convenient and cost effective. Thus the metal layer can be evaporated, or sputtered. The thickness of the metal layer can vary widely, but will typically be in the range 0.05 to 2 μm .

55 [0013] The next step, represented by Fig. 2, is to pattern the first level metallization using a lithographic mask 13,

which is typically a photolithographic mask, but may be formed using e-beam or x-ray lithography. Other masking steps, to be described below, may also utilize these alternative lithography technologies. The first metal layer is then patterned by standard etching, e.g. plasma or RIE etching, to produce the pattern of metal runners 14 as shown in Fig. 3.

5 [0014] With a wide choice of conductive materials available, it may be useful, in applications where the interconnect density is not large, to print the circuit directly, using screen printing, stenciling, ink jet printing or a similar technique.

[0015] With reference to Fig. 4, the first interlevel dielectric 15 is formed over the first level metal pattern as shown. The interlevel dielectrics in the structures according to the invention may be of a variety of insulating materials such as spin on glass (SOG), or Si_3N_4 or SiO_2 deposited by CVD for example. In the TFT structures described here, it is expected that the use of polymer materials wherever they can be effective will be desirable, both from the standpoint of processing simplicity and cost, and also to produce IC structures that tolerate strain, i.e. are somewhat flexible. Accordingly, for such applications the use of polyimide or similar organic polymer insulating material insulators is recommended. A suitable material is a polyimide supplied by Nissan Chemical Company under the designation RN-812. This material can easily be produced in layers with 0.1-1 μm thickness, which have desirable insulating properties. The application technique for organic insulators is typically spin coating or solution casting. Some inorganic insulators, notably spin-on-glass, also share the property of convenient application. In some application, where fine pattern dimensions are not required, the dielectric layer may be applied as a patterned layer, already containing the interlevel windows.

20 [0016] The interlevel dielectric is then masked if required with patterned mask 16 as shown in Fig. 5, and the portion of dielectric layer 15 exposed by the opening 17 in the resist is etched to form a window to interconnect the first and second levels. The mask opening is aligned to metal runner 14 in the first level interconnection pattern. A single interlevel interconnection is shown for simplicity, but a typical IC will have many such interlevel interconnections. These interlevel interconnections are standard, and techniques for forming the interlevel windows are well known. For example, if the dielectric layer is SiO_2 the windows may be formed by plasma etching or RIE. The resulting structure is shown in Fig. 6, with interlevel window 18 formed in the dielectric layer 15.

25 [0017] The second level metal, 19, is deposited over the first interlevel dielectric 15 as shown in Fig. 7. The second level metal may be the same as, or may be different from, the first level metal. The second level metal is patterned in a manner similar to the first level using mask 21 as shown in Figs. 8 and 9. One of the runners 22 in the second level metallization interconnects as shown with the first level metallization 14 at interlevel window 18.

30 [0018] The next step is to form the second interlevel dielectric 23 as shown in Fig. 10. This layer may be formed in a manner similar to layer 15, and interlevel dielectric 23 is also provided with through holes or windows (not shown) for interlevel interconnections between the second level and the gate level to be formed next.

35 [0019] The gate level metal, usually the first level metal in a traditional structure, and usually of polysilicon, is formed late in the sequence of the invention, and may comprise a wide variety of metals. The usual requirement that the gate level metal be relatively refractory to withstand the conventional implantation drive steps is eliminated in the process of the invention, so the gate material can be selected from many materials, even aluminum or copper. However, the art has extensive experience with silicon gates insulated with grown SiO_2 . Tantalum gates insulated with TaN or TiN may also be convenient. The gate metal layer 24 is shown in Fig. 11 deposited over the second interlevel dielectric layer 22 and into the windows (not shown) that interconnect gates to the first level metal. The gate metal layer is then patterned (Fig. 12) by conventional lithography to form gate structures 25. Conducting polymers are also suitable for the gate metal and are especially compatible with other elements in the structures described here.

40 [0020] The gate dielectric 26 is then formed over the structure as shown in Fig. 13. The gate dielectric may be of a conventional oxide or nitride as indicated above, or may be SOG or an organic insulator such as polyimide that can be formed conveniently by spin-on techniques. An example of such a material that has been used successfully in this application is pre-imidized polyimide, supplied by Nissan Chemical Company under the designation SE-1180. This material can be spun on at 4000 RPM and cured at 120 °C for 2 hours to produce a coating with a thickness of 70 nm. If desired, the gate material may be polysilicon, and the gate dielectric grown as a surface layer over the polysilicon in which case the gate dielectric layer 26 would not cover the entire second interlevel dielectric as it appears in Fig. 11.

50 [0021] The source/drain contact layer 27 is then deposited over the structure as shown in Fig. 14, and is then patterned using conventional lithographic mask 28, shown in Fig. 15, to define the source electrode 29 and drain electrode 30 as shown in Fig. 16. Alternatively, the source and drain can be formed using known additive technology. The source and drain electrode materials may be polysilicon or any of a number of metal conductors, or may be organic conductors such as polyaniline. For display applications the electrodes may be indium tin oxide. In the work that resulted in this invention the source and drain electrodes were gold.

55 [0022] The final essential step in the process of the invention, which is the first step in the traditional FET

EP 0 981 165 A1

process, is illustrated in Fig. 17 and is the formation of the active semiconductor body 31 in which the field effect is realized, and in which the FET channel extends between source 29 and drain 30. In this invention, the active material is preferably an organic semiconductor, but may also be an inorganic TFT material such as amorphous silicon, polysilicon, CdSe, TiO₂, ZnO, Cu₂S. As an example of the use of an inorganic material, undoped α -Si can be deposited

by plasma-enhanced chemical vapor deposition (PE-CVD) or RF sputtering.

[0023] A wide variety of organic semiconductors have now been developed for TFT devices. Among these are:

i. perylene tetracarboxylic dianhydride (PTCDA), the imide derivative of PTCDA;

ii. naphthalene tetracarboxylic dianhydride (NTCDA);

iii. fluorinated copper phthalocyanine;

iv. α -sexithiophene;

v. p,p'-diaminobisphenyls in polymer matrices;

vi. tetracene or pentacene, or end substituted derivatives thereof;

vii. oligomers of thiophene with the degree of oligomerization ≥ 4 and ≤ 8 , linked via the 2- and 5-carbons;

viii. alternating co-oligomers of thienylene and vinylene, with thiophenes as terminal groups and 3-6 thiophene rings, linked via their 2- and 5-carbons;

ix. linear dimers and trimers of benzo[1, 2-b: 4, 5-b'] dithiophene;

x. oligomers of v. vi. and vii. with substituents (e.g., alkyl substituents with 1-20 carbons) on the 4- or 5-carbon of the end thiophenes;

xi. a-hexathienylene;

xii. regioregular poly(thiophene)s.

[0024] Both p- and n-type materials are contained in this list and can be combined as needed for complementary ICs.

[0025] The TFT structure described and produced by the foregoing sequence of steps is but one form of TFT to which the invention can be applied. An alternative is shown in Fig. 18. This device is a modified form of J-FET with n-type (or p-type) layer 41 and n-type (or p-type) layer 42 together forming a p-n junction. The gate 43 controls the pinch-off of the channel between source 45 and drain 46. The first level metal is shown at 47 and the second level metal 48 are essentially the same as described in connection with the FET of Fig. 17.

[0026] As mentioned above, for simplicity the interconnections between the gate level, or the source and drain electrode level, and the interconnect levels are not shown but are standard. For example, an interconnection between gate 43 and first level metal runner 47 of Fig. 18 would be made via a window through layer 42, and through a capping insulating layer, if present. Contact with the gate 43 may be made directly, via an extension of layer 43 (in the dimension normal to the plane of the figure) or through an opening in a capping insulating layer. In the case of the device of Fig. 17, interlevel interconnections between the gates and the second level metal runners (or the first level runner in a single metallization level IC) would be made via windows in the second interlevel dielectric.

[0027] The devices shown in Figs. 17 and 18 are representative of the generic category of field effect transistors, and demonstrate the principle of the invention that can be applied to any form of FET device, namely that the interconnect levels are formed first and the transistor last.

[0028] As indicated earlier, the features in the figures are not necessarily to scale. The dimensions of the active devices, i.e. the TFTs, can be made very small using fine line techniques. In particular, the source-to-drain spacing can be 5 nm or less. At these small dimensions a single polymer chain, or a few organic molecules span the source-to-drain distance. With such an IC technology, it is possible to achieve extremely high integration densities. The molecular nature of organic/polymer semiconductors allows the size of such transistors to shrink to such small dimensions, and also enables effective isolation between individual transistors. The dimensions of some of the interconnections, e.g. power and ground interconnections on level 2 metal, may be significantly larger than

those that appear in the figures.

[0029] The illustrative example given above and described in conjunction with Figs.1 - 17 is for a device with two levels of interconnect. The invention is equally applicable to ICs with one or even three levels of interconnect. The generic feature of the invention is the formation of at least one interconnect level prior to the formation of a field effect transistor over the interconnect level, with at least some of the sources or drains or gates of the transistors interconnected via the interconnect level.

[0030] Various additional modifications of this invention will occur to those skilled in the art. All deviations from the specific teachings of this specification that basically rely on the principles and their equivalents through which the art has been advanced are properly considered within the scope of the invention as described and claimed.

Claims

1. An integrated circuit (IC) device comprising:

a. a substrate with the top surface thereof comprising an insulating material,

b. at least one conductive interconnection circuit on said substrate,

c. an insulating layer covering said at least one interconnection circuit, and

d. a plurality of field effect transistors formed on said insulating layer, said field effect transistors each having a source, a drain and a gate, and wherein at least some of the sources, drains and gates are interconnected by said interconnection circuit.

2. The IC device of claim 1 wherein said plurality of field effect transistors are thin film transistors.

3. The IC device of claim 2 wherein said plurality of thin film transistors have an active region comprising an organic semiconductor.

4. The IC device of claim 3 having at least two conductive layers with regions of one conductive circuit interconnected with another conductive circuit and interconnected with at least some of the sources, drains and gates.

5. The IC device of claim 3 wherein said insulating layer is an organic polymer.

6. The IC device of claim 5 wherein the said conductive circuit comprises an organic polymer.

7. The IC device of claim 1 wherein said source and said drain are separated by a distance of less than 5 nm.

8. A method for the manufacture of an integrated circuit comprising the steps of:

a. forming an electrically conductive layer on an insulating substrate,

b. lithographically patterning said electrically conductive layer to form an interconnect circuit,

c. depositing an insulating layer over said interconnect circuit,

d. masking first portions of said insulating layer, leaving other portions exposed,

e. etching the exposed portions of said insulating layer to form a plurality of openings, said openings aligned with portions of said interconnect circuit,

f. forming a plurality of field effect transistors on said insulating layer, and

g. interconnecting said plurality of field effect transistor to said interconnect circuit.

EP 0 981 165 A1

9. The method of claim 8 wherein said field effect transistor are formed by the steps comprising:

i. forming a field effect transistor gate,

5 ii. forming a gate dielectric layer over said field effect transistor gate,

iii. forming spaced apart source and drain electrodes, and

10 iv. forming an active layer between said source and drain electrodes, said active layer comprising an organic semiconductor.

10. The method of claim 9 wherein said organic semiconductor is a material selected from the group consisting essentially of:

15 i. perylene tetracarboxylic dianhydride (PTCDA), the imide derivative of PTCDA;

ii. naphthalene tetracarboxylic dianhydride (NTCDA);

20 iii. fluorinated copper phthalocyanine;

iv. α -sexithiophene;

25 v. p,p'-diaminobisphenyls in polymer matrices;

vi. tetracene or pentacene, or end substituted derivatives thereof;

vii. oligomers of thiophene with the degree of oligomerization ≥ 4 and ≤ 8 , linked via the 2- and 5-carbons;

30 viii. alternating co-oligomers of thienylene and vinylene, with thiophenes as terminal groups and 3-6 thiophene rings, linked via their 2- and 5-carbons;

ix. linear dimers and trimers of benzo[1, 2-b: 4, 5-b'] dithiophene;

35 x. oligomers of v. vi. and vii. with substituents (e.g., alkyl substituents with 1-20 carbons) on the 4- or 5-carbon of the end thiophenes;

xi. a-hexathienylene;

40 xii. regioregular poly(thiophene)s

11. The method of claim 10 wherein said insulating layer comprises an organic polymer.

45 12. The method of claim 11 wherein said interconnect circuit comprises an organic polymer.

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG.18



EP 0 981 165 A1

European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 6305

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 742 075 A (GRUBER CARL ET AL) 21 Apr11 1998 (1998-04-21)	1,2,7,8	H01L27/12 H01L21/84 H01L27/00 H01L51/20 H01L51/30 H01L21/74
Y	* the whole document *	3-6,9-12	
D,Y	US 5 625 199 A (BAUMBACH JOERG ET AL) 29 Apr11 1997 (1997-04-29)	3-6,9-12	
A	* the whole document *	1,2,7,8	
X	US 4 902 637 A (KONDOU HARUFUSA ET AL) 20 February 1990 (1990-02-20)	1,2,7,8	
D,A	US 5 596 208 A (KATZ HOWARD E ET AL) 21 January 1997 (1997-01-21)	1-12	
A	US 5 670 387 A (SUN SHIH-WEI) 23 September 1997 (1997-09-23)	1,8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 24 November 1999	Examiner Albrecht, C
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 (04/97) (P04001)

EP 0 981 165 A1

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 30 6305

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.
24-11-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5742075 A	21-04-1998	NONE	
US 5625199 A	29-04-1997	EP 0785578 A JP 9199732 A	23-07-1997 31-07-1997
US 4902637 A	20-02-1990	JP 1890115 C JP 6012799 B JP 62203359 A FR 2595165 A	07-12-1994 16-02-1994 08-09-1987 04-09-1987
US 5596208 A	21-01-1997	CA 2164357 A EP 0716459 A JP 8228034 A SG 33622 A	10-06-1996 12-06-1996 03-09-1996 18-10-1996
US 5670387 A	23-09-1997	NONE	

EP 0 981 165 A1

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☐ FADED TEXT OR DRAWING

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.